




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>4</sup> :  H02M 3/337, 7/538, 7/5387	A1	(11) International Publication Number: WO 89/ 08347  (43) International Publication Date: 8 September 1989 (08.09.89)
(21) International Application Number: PCT/US89/00729 (22) International Filing Date: 23 February 1989 (23.02.89) (31) Priority Application Number: 161,122 (32) Priority Date: 26 February 1988 (26.02.88) (33) Priority Country: US  (71) Applicant: BLACK & DECKER INC. [US/US]; Drummond Plaza Office Park, 1423 Kirkwood Highway, Newark, DE 19711 (US). (72) Inventor: BHAGWAT, Pradeep, M. ; 1 Birch Brook Court, Baltimore, MD 21236 (US). (74) Agents: HOOFNAGLE, J., Bruce et al.; Patent Department, The Black & Decker Corporation, 701 E. Joppa Road, Towson, MD 21204-5552 (US).		(81) Designated States: AT (European patent), AU, BE (European patent), CH (European patent), DE (European patent), FR (European patent), GB (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent).  <b>Published</b> <i>With international search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>

## (54) Title: VOLTAGE CONVERTER



## (57) Abstract

A voltage converter (100) converts a high voltage, low frequency input to a low D.C. voltage output. The input is rectified to facilitate the operation of an oscillator (202) which operates alternately a pair of MOSFETS (124 and 126). Upon operation of MOSFET (124), the intermediate D.C. voltage is applied across and directs current in one direction through a primary winding (132) of a high frequency step-down transformer (134) and also charges a series-connected capacitor (152). Upon operation of MOSFET (126), capacitor (152) discharges to provide current through primary winding (132) in the opposite direction. In this manner, an alternating voltage at a high frequency is stepped down to a secondary winding (142) of transformer (134) and is rectified to provide the low D.C. voltage output. Diodes (120 and 122) prevent undesirable oscillations within voltage converter (100) if a short should occur in any load connected to the output of the converter.

***FOR THE PURPOSES OF INFORMATION ONLY***

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FR	France	ML	Mali
AU	Australia	GA	Gabon	MR	Mauritania
BB	Barbados	GB	United Kingdom	MW	Malawi
BE	Belgium	HU	Hungary	NL	Netherlands
BG	Bulgaria	IT	Italy	NO	Norway
BJ	Benin	JP	Japan	RO	Romania
BR	Brazil	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	LI	Liechtenstein	SN	Senegal
CH	Switzerland	LK	Sri Lanka	SU	Soviet Union
CM	Cameroon	LU	Luxembourg	TD	Chad
DE	Germany, Federal Republic of	MC	Monaco	TG	Togo
DK	Denmark	MG	Madagascar	US	United States of America
FI	Finland				

VOLTAGE CONVERTERTECHNICAL FIELD

This invention relates to a voltage converter and particularly relates to a high frequency converter for converting either a high A.C. voltage signal or a high level D.C. voltage to a low level D.C. voltage.

BACKGROUND ART

Many different types of electrical devices are powered by low voltage systems. Such devices include, but are not limited to, household and kitchen products, power tools, outdoor lawn and garden equipment, lighting systems, camping accessories, automotive products and a variety of battery chargers. Many of these devices are operated in areas where conventional A.C. sources, or high level D.C. sources, are available. In such instances, it would be advantageous to use the available power sources to operate the devices. Consequently, facility must be provided for converting the available power source to a source and level compatible with the power operating level of the device to be used.

In the past, many systems and techniques have been employed to accomplish the necessary conversion. A basic technique used in the past to convert conventional high A.C. voltage to low D.C. voltage included the use of a step-down transformer and a rectifier. However, such conventional A.C. sources typically operate at low frequencies which necessitates the use of a bulky transformer of substantial weight and size. In this instance, the physical parameters of

- 2 -

the transformer prohibit feasible maneuverability of any system which includes the bulky transformer and the device being powered. Therefore, the versatility of any system utilizing the bulky transformer is extremely limited.

Another converter system has employed a technique whereby the initial power source, either A.C. or D.C., is converted to a high frequency signal by use of a pair of alternately switched transistors. Voltage reduction is then accomplished by a high frequency transformer. The transformer output is then rectified to obtain the low level D.C. voltage for operation of a low voltage device.

One example of such a circuit has a series leg which includes an inductor, a series capacitor and the primary of a high frequency transformer. One end of the series leg is connected between a pair of alternating switches such as transistors with parallel-connected diodes. The other end of the series leg is connected between a pair of split capacitors. The other ends of the split capacitors and the other ends of the switches are connected across a full wave rectifier.

This type of circuit requires the split capacitors which function as supply sources on alternate halves of the circuit operation and may require a filter capacitor. With this type of circuit, it is difficult to directly sense information which could be determined by the voltage parameter of the series capacitor. Further, it is not possible to sense directly the transformer current. Therefore, current sensing would have to be accomplished by some other indirect means such as, for example, a current transformer.

- 3 -

In another type of system, the high frequency principle is employed and includes an oscillatory circuit with an inductor and a capacitor. The inductor is connected to the primary of a high frequency transformer or it could be a leakage inductance of the high frequency transformer. Oscillations developed by the oscillatory circuit control a switching means to connect a D.C. supply to the inductor which receives and stores energy from the supply. During the oscillatory operation of such systems, power may be coupled to a load circuit only during a portion of the total cycle time which results in using either a separate inductor or a transformer with substantial leakage inductance and a complex control circuit. In this system, the topology can't be used on a transformer with a very low leakage inductance because transient imbalance in transformer volt-seconds can permanently saturate the transformer and has to be recovered by complex control means. When the transformer goes into permanent saturation without recovery, the switching transistors see excessive currents which could cause a catastrophic failure unless complex control means are used.

Also, there are many other systems which involve the complex principle of operation as noted above. Such systems include an oscillatory circuit which depends on a complex circuit design utilizing many reactive components, transistors, integrated circuit chips, diodes and resistive components. While the basis for high frequency operation permits the use of a lightweight transformer, the number of discrete components and chips employed in the complex circuit design lessen significantly any space advantage gained by use of the lightweight transformer.

- 4 -

Consequently, the space requirement for the many components, chips and transformer limits the adaptability of these prior systems for use as a power source in conjunction with devices where space and power requirements are critical factors. Therefore, there remains a need for a voltage converter of simple design which requires relatively little space but provides the necessary and efficient power during total cycle time of converter operation to operate powered devices.

Such a converter would enhance the versatility and portability of the powered devices by occupying a very limited space while not adding significantly to the bulk and weight of the combination of the powered device and converter.

#### DISCLOSURE OF THE INVENTION

It is an object of this invention to provide a voltage converter for converting either a high A.C. voltage or a high D.C. voltage to a low level D.C. voltage.

According to one aspect of this invention, a basic voltage converter includes a load circuit, means for coupling a power source to the converter to provide a primary D.C. power source and further includes a secondary D.C. power source. Primary coupling means couples the primary D.C. power source to the load circuit to apply power of one polarity to the load circuit during a first portion of each cycle of operation of the converter. Secondary coupling means couples the secondary D.C. power source to the load circuit to apply power of opposite polarity to the load circuit during a second portion of each cycle of operation of the converter.

35

- 5 -

In addition to the basic voltage converter, the invention further contemplates a third D.C. power source and means for coupling the third D.C. power source to the secondary coupling means during the second portion of each cycle to bias the secondary coupling means and thereby facilitate the application of power of the opposite polarity to the load circuit.

Also, in addition to the basic converter, the invention contemplates the secondary D.C. power source providing voltage at a prescribed level and the basic converter further includes means responsive to the voltage of the secondary D.C. power source rising to a predetermined level above the prescribed level for disabling the primary coupling means and secondary coupling means to preclude the application of voltage to the load circuit.

Further, in addition to the basic converter, the invention contemplates means responsive to current in the load circuit which is at a level above a prescribed level for shunting such current away from and to preclude any damage to the primary coupling means and the secondary coupling means.

Still further, in addition to the basic converter, the invention contemplates means responsive to an overload condition in the load circuit for disabling the primary coupling means and the secondary coupling means to preclude application of voltage from the primary and secondary D.C. power sources to the load circuit. In addition, means are provided for simultaneously developing the voltage of the secondary and tertiary D.C. voltage sources during the first period of each cycle of operation.

- 6 -

According to another aspect of the invention, the basic converter includes means which are provided for controlling the primary coupling means and the secondary coupling means to supply current constantly to the load circuit and alternately at a selected and constant periodicity from the primary D.C. power source in the first direction and from the secondary D.C. power source in the second direction, and further includes means for damping any current oscillations which occur in the load circuit at a periodicity greater than the selected periodicity.

Additionally, means, which are operable after the primary coupling means and secondary coupling means have been disabled, are provided for periodically examining the voltage level of the secondary D.C. power source to determine whether the voltage level has dropped below the predetermined level and, in response thereto, are further provided for enabling the primary coupling means and the secondary coupling means to again alternately supply current to the load circuit at the selected periodicity. Also, the secondary D.C. power source and the tertiary D.C. power source of the basic converter are charged voltage storage devices which further include means for simultaneously charging the secondary D.C. power source and the tertiary power source to prescribed voltage levels. The charging means of the basic converter charges the secondary D.C. power source and the tertiary D.C. power source during a period when current is being supplied from the primary D.C. power source to the load circuit.

According to still another aspect of the invention, a voltage converter which is operable at a selected frequency includes a load circuit; means for coupling a power source to the voltage converter to provide a D.C. power source; a first chargeable voltage storage



device; a second chargeable voltage storage device; a first switching device connectable to the D.C. power source, the load circuit, the first voltage storage device and the second voltage storage device; a second  
5 switching device connectable to the load circuit, the first storage device and the second storage device.

Means are also provided for operating the first switching device during a first half of each cycle of the selected frequency to supply current from the D.C.  
10 power source to the load circuit in a first direction and to charge the first voltage storage device and the second voltage storage device from the D.C. power source. The operating means is further provided for connecting the second voltage storage device to the  
15 second switching device to bias the second switching device into operation during a second half of each cycle of the selected frequency whereby current is supplied from the first voltage storage device to the load circuit in a second direction.

20 The voltage converter further includes means for shunting away from the first voltage storage device any current above a predetermined level which is supplied from the load circuit. Also, the shunting means of the voltage converter includes a first diode connectable in  
25 a closed series loop which includes the load circuit and the first switching device during any period when the first switching device is operable, and a second diode which is connectable in closed loop in series with the load circuit and the second switching device  
30 and in parallel with the first voltage storage device during any period when the second switching device is operable. In addition, the voltage converter includes means responsive to the first voltage storage device being charged to a voltage level above a predetermined

- 8 -

level for disabling the operating means and the connecting means whereby the first switching device and second switching device are disabled.

5       The voltage converter also includes means  
responsive to and operable after the disabling of the  
operating means and the connecting means for  
periodically examining the voltage level of the first  
voltage storage device to determine whether the voltage  
level has dropped below the predetermined level and, in  
10       response thereto, for enabling the operating means and  
the connecting means to facilitate the alternately  
directed supply of current to the load circuit.  
Further, the disabling means and the examining and  
enabling means includes a voltage dropping network  
15       connected to the first voltage storage device for  
establishing a voltage representative of the  
instantaneous voltage level of the first voltage  
storage device; a multivibrator for controlling  
operation of the operating means and the connecting  
20       means,; and means for coupling the established voltage  
of the voltage dropping network to the multivibrator to  
enable or disable the operating means and the  
connecting means accordingly.

      The operating means and the connecting means of the  
25       voltage converter together include an oscillator which  
operates at the selected frequency and which on  
alternate half cycles of operation facilitates the  
alternate operation of the first switching device and  
second switching device. The connecting means further  
30       includes a resistive network connected in a loop which  
includes enabling elements of the second switching  
device and further includes the second voltage storage  
device to establish a bias for operating the second  
switching device. Also, the connecting means includes

third switching device connected to the second voltage storage device and to the second switching device; means for conducting current from the second voltage storage device to the third switching device to operate the third switching device; and means for conducting current from the second voltage storage device initially rapidly through the third switching device to operate the second switching device and thereafter for conducting the current at a slower rate.

10 In another aspect of the invention, the connecting means of the voltage converter includes a third switching device which is connected to the second voltage storage device to facilitate the supply of current from the second voltage storage device to bias the third switching device into operation; the third switching device further is connected to supply current from the second voltage storage device to bias the second switching device into operation; a fourth switching device connected to the third switching device to maintain the third switching device inoperative; and means for controlling the operation of the fourth switching device (1) to maintain the third switching device inoperative during the first half cycle of each cycle of operation and (2) to facilitate the operation of the third switching device during the second half cycle of each cycle, whereby the second switching device is inoperative during the first cycle and operational during the second cycle. The voltage converter further includes means responsive to the first voltage storage device being charged to a voltage level above a predetermined level for biasing the fourth switching device to operate and thereby maintain the second switching device inoperative.

- 10 -

The switching devices of the voltage converter are N channel power MOSFET transistors.

In still another aspect of the invention of the voltage converter, the load circuit includes an  
5 inductive element; the first storage device is a first capacitor connected in series with the inductive element ; the first switching device for connecting the D.C. power source to the series-connected inductive  
10 element and the capacitor ; the second switching device for connecting the series-connected inductive element and the first capacitor in a closed loop; the second storage device is a second capacitor connectable to the second switching device; the operating means includes  
15 an oscillator operating at the selected frequency for operating the first switching device during a first half of each cycle of the selected operating frequency:  
(1) to connect the D.C. power source to the first capacitor and the inductive device to charge the capacitor and to supply current in a first direction  
20 through the inductive element; and (2) to connect the second capacitor to the D.C. power source to charge the capacitor. Also, the oscillator facilitates the connection of the second capacitor to the second switching device during the second half of each cycle  
25 whereby the charged voltage supply of the second capacitor biases the second switching device into operation to connect the first capacitor in the closed loop so that the charged first capacitor supplies current in an opposite direction through the inductive  
30 element.

The voltage converter further includes means for establishing the on-off operation of the oscillator; and means responsive to the voltage level of the charged first capacitor for controlling the

establishing means to turn on the oscillator when the voltage level is below a preselected level and to turn off the oscillator when the voltage level is above the preselected level. Further, the establishing means  
5 includes a multivibrator and the controlling means includes a voltage dropping network in series with the first capacitor having a precisely located tap coupled to a trigger input of the multivibrator.

The voltage converter also includes means  
10 responsive to resultant current from the inductive element being above a prescribed level for shunting the resultant current away from the first capacitor. Further, the voltage converter includes means connected between the second capacitor and the second switching  
15 device for controlling the supplying of current from the second capacitor to the second switching device; and means connected between the oscillator and the controlling means for biasing the controlling means to pass current from the second capacitor to the second  
20 switching device only during the second half cycle of each cycle.

In still a further aspect of the invention, a power buffer includes a first D.C. power source ; a second D.C. power source; a chargeable voltage storage device;  
25 a first switching device connectable to the first D.C. power source and the second D.C. power source, the voltage storage device and a load; a second switching device connectable to the second D.C. power source, the voltage storage device and the load; means for  
30 operating the first switching device during a first period of operation of the power buffer to supply current from the first D.C. power source to the load in a first direction and to charge the voltage storage device from the first D.C. power source and the second  
35 D.C. power source; and means for connecting the voltage

- 12 -

storage device to the second switching device to bias the second switching device into operation during a second period of operation whereby current is supplied from the second D.C. power source to the load in a  
5 second direction.

In addition, the operating means includes a binary generator which controls the power buffer to operate during the first period and second period of operation. Also, the connecting means includes a third  
10 switching device connected to the voltage storage device and to the second switching device; a fourth switching device connected to the third switching device; and means for controlling the operation of the fourth switching device: (1) to maintain the third  
15 switching device inoperative during the first period of operation of the power buffer; and (2) to facilitate operation of the third switching device during the second period of operation of the power buffer so that the second switching device is operated.

20 The switching devices of the power buffer are N channel power MOSFET transistors.

The power buffer further includes means for conducting current from the voltage storage device to the third switching device to operate the third  
25 switching device and also includes means for conducting current from the voltage storage device initially rapidly through the third switching device to operate the second switching device and thereafter for conducting the current at a slower rate. The  
30 connecting means of the power buffer includes a third switching device connected to the voltage storage device and to the second switching device; means for conducting current from the voltage storage device to the third switching device to operate the third  
35 switching device; and means for conducting current from

the voltage storage device initially rapidly through the third switching device to operate the second switching device and thereafter for conducting the current at a slower rate. Also, the chargeable voltage storage device of the power buffer is a third D.C. power source.

Other objects, features and advantages of the present invention will become more fully apparent from the following detailed description of the preferred embodiment, the appended claims and the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a simplified schematic of a voltage converter for converting high A.C. voltage, or high level D.C. voltage, to a low level D.C. voltage in accordance with certain principles of the invention;

FIG. 2 is a schematic of an equivalent circuit showing selected portions of the voltage converter of FIG. 1;

FIGS. 3, 4, 5, 6, 7A and 7B are schematics showing various embodiments of a voltage converter in accordance with certain principles of the invention; and

FIG. 8 is a schematic showing a power buffer of the type used with the embodiments of the voltage converter of FIGS. 6 and 7B and further illustrating certain principles of the invention.

#### BEST MODE FOR CARRYING OUT THE INVENTION

Referring to FIGS. 1, 3, 4, 5, 6 and collectively to FIGS. 7A and 7B, there are illustrated six voltage converters 100, 200, 250, 300, 400 and 500, respectively. Substantial portions of the converter topology of each of power converters 100, 200, 250,

- 14 -

300, 400 and 500 are common to one or more of the other converters. Therefore, in those instances where an element or component is first introduced in one figure and also appears in subsequent figures, the element or component will retain in the subsequent figures the number assigned thereto in the first figure.

Referring to FIG. 1, voltage converter 100, is designed to convert either a high A.C. voltage, or a high level D.C. voltage, to a low level D.C. voltage. While more detailed schematic representations of the various preferred embodiments of the invention are illustrated in FIGS. 3, 4, 5, 6, 7A and 7B and will be described hereinafter, the schematic of FIG. 1 represents a circuit diagram embodying the basic principles of the invention.

It is to be understood that parameters of the components of voltage converter 100 can be designed selectively to convert the voltage levels of a variety of A.C. and D.C. sources to desired D.C. voltage levels. For example, with selected circuit parameters and connections, voltage converter 100 can convert an A.C. input of 120 volts, 60 Hz, to any low level D.C. voltage such as, for example, a 12 volts D.C. output. Similarly, with only a change in circuit parameters, voltage converter 100 can convert an A.C. input of 220 volts, 50 Hz, to any low level D.C. voltage output. These are but a few representative examples of the A.C. to D.C. conversion capabilities of voltage converter 100. In addition, voltage converter 100 can convert a high level D.C. voltage to a low level D.C. voltage, for example, 150 volts D.C. to 12 volts D.C.

As illustrated in FIG. 1, voltage converter 100 includes a bridge rectifier 102 formed by diodes 104, 106, 108 and 110. An A.C. source 112, which supplies,

35



- 15 -

for example, 120 volts at 60 Hz., is connected to rectifier 102. A.C. source 112 functions as a primary power source for voltage converter 100. The output of rectifier 102 is applied between ground reference line 114 and line 116. The rectified output is filtered by capacitor 118 to thereby provide 150 volts D.C. between lines 114 and 116.

A pair of oscillation damping diodes 120 and 122 are connected in series between lines 114 and 116. A voltage dropping resistor 123 and a voltage-establishing Zener diode 125 also are connected in series between lines 114 and 116.

The source and drain electrodes of a pair of N-channel power MOSFET transistors 124 and 126 are connected in series between lines 114 and 116 in the manner illustrated in FIG. 1. Intrinsic diodes 128 and 130 are representative of diode structure inherently formed as an integral and physical part of transistors 124 and 126, respectively, and are connected in parallel with the source and drain electrodes of the transistors. One side of a primary winding 132 of a high frequency, step-down transformer 134 is connected through a line 136 to a juncture 138 between diodes 120 and 122. The other side of primary winding 132 is connected to a node 140 between the drain electrode of transistor 124 and the source electrode of transistor 126.

The outside terminals of a center-tapped secondary winding 142 of transformer 134 are connected to the anodes of rectifier diodes 144 and 146. The cathodes of diodes 144 and 146 are each connected to a first output terminal 148 of voltage converter 100 while the center tap of secondary winding 142 is connected to a second output terminal 150.

- 16 -

It is noted that a load circuit could be formed solely by a single component such as, for example, primary winding 132 or could also include secondary winding 142, rectifiers 144 and 146 and output terminals 148 and 150. Thus, any load to be connected to any embodiment of voltage converter described herein, such as voltage converter 100, could be connected to the load circuit.

A capacitor 152 is connected between lines 114 and 136 in parallel with diode 120. A sensing and control circuit, designated generally by the numeral 154, also is connected between lines 114 and 136 and has outputs which are connected to the gate electrodes of transistors 124 and 126.

Sensing and control circuit 154 includes facility for monitoring the voltage appearing across capacitor 152 and also includes a high frequency oscillator. The high frequency oscillator of circuit 154 functions to facilitate the alternating operation of transistors 124 and 126 during normal operation of voltage converter 100, while other portions of circuit 154 functions to facilitate the complete and simultaneous shutdown of both transistors if undesirable conditions occur such as, for example, an overload.

When A.C. voltage is applied to voltage converter 100, a D.C. voltage of 150 volts D.C. is developed between lines 114 and 116. A D.C. voltage is developed thereby across Zener diode 125 which is applied to and facilitates operation of sensing and control circuit 154 which produces an alternating voltage in the form of a square wave at a frequency of, for example, 25 KHz whereby transistors 124 and 126 are alternately operated.

During one-half cycle of each square wave of the alternating voltage output of circuit 154, transistor 124 is biased on and current flows through capacitor 152, through primary winding 132, through the source and drain electrodes of transistor 124 and over line 114. During this half cycle of each square wave, the filtered output of rectifier 102 functions as a primary power source for transformer 134 whereby, as current flows in the first or charging direction through primary winding 132, a voltage is induced in secondary winding 142. If a load is connected to output terminals 148 and 150, current flows in the secondary winding 142, through one of the diodes 144 or 146, through any load connected to the output terminals and to the center tap of the secondary winding. Also, during this half cycle of operation, when current flows in the first or charging direction, capacitor 152 charges to a specific voltage level.

During the next half cycle of each square wave output of circuit 154, transistor 124 is turned off and transistor 126 is turned on. In this mode, primary winding 132 is now connected in a closed series loop which includes the source and drain electrodes of transistor 126 and capacitor 152. At this time, capacitor 152 begins to discharge, thereby supplying current in the closed series loop. This current flows in a second or discharging direction through primary winding 132 which is in a direction opposite to that when transistor 124 was conducting. In this mode, then, capacitor 152 functions as a secondary power source for transformer 134 whereby a voltage is induced in secondary winding 142. Again, assuming that a load is connected to output terminals 148 and 150, this results in current flow through the other of diodes 144 and 146, through any load connected to output terminals

- 18 -

148 and 150 and returns through the center tap of transformer 134.

Thus, during alternate operation of transistors 124 and 126, and during successive half-cycles of the square wave output of the oscillator of sensing and control circuit 154, current flows alternately in opposite directions through primary winding 132 at a relatively high frequency determined solely by the frequency of the oscillator of the sensing and control circuit.

As noted above, 150 volts D.C. appears between lines 114 and 116. During the conduction of transistor 124, the voltage between lines 114 and 116 is effectively split between primary winding 132 and capacitor 152 whereby the capacitor charges, theoretically, to a level of 75 volts. The remaining 75 volts is applied across primary winding 132 which is then stepped down in value by the split secondary winding 142. The secondary winding voltage is further rectified by diodes 144 and 146 to provide a low level D.C. voltage, for example, 12 volts, which is applied to output terminals 148 and 150 and, thereby, to any load connected thereto.

During the mode when transistor 126 is conducting, capacitor 152 is the power source for transformer 134. Since capacitor 152 has been charged to a level of 75 volts during the previous half cycle of the square wave output of circuit 154, this level of voltage effectively is applied to primary winding 132 and is the same voltage level applied to the primary winding during the previous half cycle.

Thus, the same level of voltage, but of opposite polarity, is applied to primary winding 132 during alternate half cycles of the square wave output of the oscillator of circuit 154. In this manner, a high

frequency signal is applied to primary winding 132 which is stepped down by transformer 134 and rectified to provide the desired low level D.C. voltage at output terminals 148 and 150.

5        While the foregoing description illustrates the theoretical operation of voltage converter 100, there are practical aspects of the operation of the converter which must be considered. For example, the nature of the load, or no load, connected to output terminals 148  
10       and 150 will have an effect on the operation of voltage converter 100. Also, it is the inherent nature of an inductor, such as primary winding 132, to maintain current flowing therethrough after the removal of  
15       external power. This is a result of the stored energy in the magnetic field which had been developed about primary winding 132 when the external power was applied previously to the primary winding.

When transistor 124 is on, current is flowing in the first or charging direction through primary winding  
20       132 which is in a direction to charge capacitor 152. When transistor 124 is turned off and transistor 126 is turned on, capacitor 152 is in a mode to attempt to discharge as noted above. However, because of the stored energy of primary winding 132, current will  
25       continue to flow in the first direction through the primary winding which continues to charge capacitor 152 even though transistor 126 is now in a conducting mode. To accommodate this continued flow of current in the charging direction, intrinsic diode 130 is  
30       polarized to permit such current to bypass transistor 126 which is now on and biased for current conduction in the opposite or discharging direction. Due to the continued current flow in the charging direction, capacitor 152 charges to a level slightly above 75  
35       volts. After the stored energy about primary winding

- 20 -

132 has fully dissipated, capacitor 152 begins to discharge as described above and current flows in the second or discharging direction through primary winding 132.

5        Under a no-load condition, transformer 134 presents a relatively large inductance, and thereby a larger impedance, in the circuit with capacitor 152. Thus, capacitor 152 will discharge very slowly.

10        Eventually, transistor 126 is turned off and transistor 124 is turned on. Theoretically, current should again flow in the first or charging direction from primary winding 132 to capacitor 152. However, again, due to the stored energy about primary winding 132, current continues to flow in the second or  
15        discharging direction from capacitor 152 to primary winding 132 whereby the capacitor continues to discharge at the slow rate due to the large inductance presented by transformer 134 during a no-load condition. In this mode, current flows through  
20        intrinsic diode 128 even though transistor 124 is turned on and biased to conduct current in the opposite or charging direction. Also, since capacitor 152 continues to discharge, the voltage across the capacitor continues to drop to a level slightly below  
25        75 volts. After the stored energy of the field of primary winding 132 has dissipated completely, current flow now reverses to flow in the first direction from the primary winding to capacitor 152 to again charge the capacitor.

30        This cyclic pattern continues during a no-load condition where the capacitor voltage develops a low ripple or slight amplitude swing about the level of 75 volts.

Similar conditions exist when a normal or desired load is connected to output terminals 148 and 150. However, as described hereinafter, transformer 134 now presents a smaller inductance, and thereby less  
5 impedance, in the circuit of primary winding 132 than was presented during operation under a no-load condition.

Thus, during a normal-load mode, the voltage across capacitor 152 develops a somewhat greater ripple, or  
10 moderate amplitude swing, than during a no-load mode.

In an overload condition, such as a short in the load, the inductance and the impedance of primary winding 132 drops significantly resulting in wide amplitude swings in the voltage appearing across  
15 capacitor 152. Thus, the wide amplitude swing of the voltage of capacitor 152, resulting from the overload condition, produces a much greater ripple than the no-load or normal-load conditions and is, therefore, clearly distinguishable from the voltage swings of the  
20 no-load and normal-load conditions.

Sensing and control circuit 154 is designed to respond to wide swings in the voltage appearing across capacitor 152 and shut down the operation of both transistors 124 and 126. Thus, when an overload  
25 condition occurs, the voltage ripple of capacitor 152 increases significantly and beyond a predetermined level whereby transistors 124 and 126 are precluded from operating.

When voltage converter 100 is used as a voltage  
30 source to power motor or resistive loads, sensing and control circuit 154 constantly monitors and senses the voltage appearing across capacitor 152 and controls the operation of voltage converter 100 in response to the sensed capacitor voltage. Typically, capacitor 152 is  
35 valued at .5 to 2.2 microfarads when voltage converter

- 22 -

100 operates in this mode. Capacitor 152 thus becomes an information source in the sense that the voltage ripple of the capacitor is indicative of a variety of conditions that may occur in voltage converter 100 or  
5 in the load connected to output terminals 148 and 150 as noted above. The voltage of capacitor 152 is used to allow voltage converter 100 to operate at a fixed frequency significantly above the resonant frequency of the primary winding 132 and the capacitor. As the load  
10 which is connected between output terminals 148 and 150 increases, voltage converter 100 is allowed to operate in a semi-resonant mode. If the ripple of the voltage of capacitor 152 increases substantially as a result of an increased load or overload condition, transistors  
15 124 and 126 are both turned off as soon as any portion of the ripple waveform of the capacitor exceeds the predetermined level established by the sensing and control circuit 154. Voltage converter 100 then ceases to provide an output between terminals 148 and 150.

20 During the period when voltage converter 100 is operating, the portion of the converter which includes capacitor 152 and transformer 134 can be represented as an equivalent circuit illustrated in FIG. 2. In the equivalent circuit of FIG. 2, other elements of voltage  
25 converter 100 are also illustrated to facilitate the description of the function of oscillation damping diodes 120 and 122.

In particular, other than the numbered elements which are common to FIG. 1, inductors  $L_p$  and  $L_s$  are  
30 also illustrated in FIG. 2 and represent very small leakage inductances of primary winding 132 (FIG. 1) and secondary winding 142 (FIG. 1), respectively. Inductor  $L_M$  represents the major and significantly larger inductance of transformer 134. Further, variable  
35 resistor  $R_L$  represents any load which could be



- 23 -

connected between output terminals 148 and 150 (FIG. 1).

For purposes of description, assume that diodes 120 and 122 are not connected in voltage converter 100.

5 Assume further that voltage converter 100 is operating in a normal-load mode and that transistor 124 is on. Also, since the inductance value of inductor  $L_p$  is so small, it has little or no effect on circuit operation and, therefor, will not be considered or discussed

10 further.

If a short occurs in the load, or in resistor  $R_L$ , inductors  $L_M$  and  $L_S$  are in parallel with no effective resistance in the parallel circuit. Under this shorted-load condition, the inductive component of the impedance in the equivalent circuit of FIG. 2 drops

15 drastically to a level smaller than the small value of inductor  $L_S$  and appears essentially as a short in the charging path of capacitor 152. Significantly high current then flows in the capacitor-charging direction

20 whereby inductor  $L_M$  quickly becomes perpetually saturated and capacitor 152 quickly charges to essentially full supply voltage of 150 volts.

With the effective inductance in the circuit having dropped drastically, the resonant frequency of inductor  $L_M$  and capacitor 152 increases significantly to a

25 level higher than the operating frequency of voltage converter 100. Thus, the circuit, which includes the parallel-connected inductors  $L_M$  and  $L_S$ , becomes a low impedance oscillatory path whereby at least several

30 oscillations occur during each period when transistor 124 is on. During successive oscillations, capacitor 152 charges quickly in stepped levels well beyond full power supply voltage to catastrophic levels. Eventually, unless the oscillations are damped,

35 capacitor 152 destructs.

- 24 -

Assume now that diode 122 is connected in voltage converter 100 as illustrated in FIGS. 1 through 6 and 7A. Assume further that voltage converter 100 is operating in a normal-load mode and that transistor 124 is on. If a short occurs in the load, or in resistor  $R_L$  of FIG. 2, the current resulting from the collapsing field of inductor  $L_M$  is now directed through a loop which includes the drain and source electrodes of transistor 124, diode 122 and inductor  $L_M$  instead of step charging capacitor 152 to excessive levels. The resulting current continues in this loop until the field has completely dissipated. During this time, the charge on capacitor 152 remains at the supply voltage level and the oscillations are damped thereby avoiding any catastrophic event during the period when transistor 124 is on.

When transistor 124 is turned off and transistor 126 is turned on, capacitor 152, inductor  $L_M$  and the drain and source electrodes of transistor 126 are now in a closed loop. Previously charged capacitor 152 discharges rapidly through the low impedance of inductors  $L_M$  and  $L_S$  to essentially zero volts whereby a field is developed rapidly about inductor  $L_M$ . Assuming still that diode 120 is not in the circuit, when capacitor 152 is fully discharged, the field about inductor  $L_M$  collapses and charges capacitor 152 in the negative direction. The power supply voltage and the negative charge on capacitor 152 would then be in a cumulative arrangement to provide a total voltage which greatly exceeds the normal supply voltage of 150 volts when transistor 124 is again turned on.

This condition would again lead to the catastrophic event previously described whereby capacitor 152 would destruct.

- 25 -

By connecting diode 120 in voltage converter 100 as illustrated in FIG. 2, the charging of capacitor 152 in the negative direction is precluded. Thus, capacitor 152 has been fully discharged, the current resulting from the collapsing field of inductor  $L_M$  flows through diode 120 thereby bypassing the capacitor. Eventually, the field is fully dissipated and a steady state condition exists for the remainder of the period when transistor 126 is on.

Thus, by connecting diodes 120 and 122 in voltage converter 100 as illustrated in FIGS. 1 through 6 and 7A, the converter is provided with a means for preventing undesirable oscillations in the converter when a short occurs in any load which is connected between output terminals 148 and 150.

Referring to FIG. 3, in theoretical operation of voltage converter 200, an oscillator 202 operates at a frequency of 25 KHz and produces an alternating voltage in the form of a square wave which appears at a node 204. Oscillator 202 includes a CMOS RC timer which is a self-contained chip of the type identified as an ICM 7555 available from Intersil, Inc. of Cupertino, California. During initial operation of voltage converter 200, capacitor 206 provides a soft start for oscillator 202 which permits capacitor 152 to gradually charge from zero volts to the peak level of, for example, 75 volts. An RC network, including resistor 208 and capacitor 210, is connected to oscillator 202 as illustrated in FIG. 3 and establishes the frequency of operation of the oscillator and voltage converter 200.

During the first half cycle of each square wave output of oscillator 202, current flows from the oscillator, through a resistor 212 and through the gate and drain electrodes of transistor 124 whereby the

- 26 -

transistor is biased on. When transistor 124 is turned on, the gate of transistor 126 is effectively grounded through the source and drain electrodes of transistor 124 and is thereby turned off. During the period when transistor 124 is conducting, current flows through capacitor 152 in the first or charging direction, through primary winding 132, diode 214 and the source and drain electrodes of transistor 124. During this period, capacitor 152 is charged to a predetermined level, for example 75 volts, based on selected circuit parameters. Further, during this period, current flows through a resistor 216, a diode 218, a capacitor 220, diode 214 and the source and drain electrodes of transistor 124 whereby the capacitor is charged essentially to the voltage level appearing between lines 114 and 116.

During a second half cycle of each square wave output of oscillator 202, transistor 124 is biased off. In addition, capacitor 220 ceases to charge through transistor 124 whereby the gate of the transistor quickly discharges through a diode 222 into oscillator 202. Capacitor 220 then begins to discharge through a closed loop which includes three resistors 224, 226 and 228 and the gate and source electrodes of transistor 126 whereby the transistor is biased on.

Thus, capacitor 220 functions as a tertiary power source in voltage converter 200 to provide the power to turn on transistor 126. With respect to the charging of capacitor 220, transistor 124 and the components in the charging path of the capacitor function as a means for facilitating the development of the voltage of the tertiary power source. Further, the shut down of transistor 124 in combination with the three resistors 224, 226 and 228 form a means for applying the voltage

- 27 -

of the tertiary power source, i.e. capacitor 220, to turn on transistor 126.

When transistor 126 is turned on, the source and drain electrodes of the transistor are now in a series loop with capacitor 152 and primary winding 132 whereby the capacitor discharges within the loop to supply current in the second or discharging direction through the primary winding. Zener diode 230 is designed to clamp the gate voltage at the saturation voltage level of transistor 126 and thereby prevents any potentially harmful application of voltage to the transistor above the operating voltage level. On the next successive half-cycle, transistor 124 is biased on and transistor 126 is biased off whereby the gate capacitance of transistor 126 discharges quickly through a loop which includes a diode 232, the source and drain electrodes of transistor 124, a diode 234 and resistor 228.

During the alternate operation of transistors 124 and 126, current flows through primary winding 132 in alternate directions during successive half cycles of the square wave output of oscillator 202 at the frequency of 25 KHz. This results in the developing of an induced voltage in secondary winding 142 the level of which is stepped down from the level of voltage appearing across the primary winding. The induced voltage is then rectified by either diode 144 or diode 146 to provide a low level D.C. voltage appearing at output terminals 148 and 150 in the same manner as provided by voltage converter 100. Also, in voltage converter 200, A.C. source 112 and rectifier 102 function as a primary power source, capacitor 152 functions as a secondary power source and, as noted above, capacitor 220 functions as a tertiary power source. Further, the operation of transistor 124 in conjunction with the circuit for charging capacitor 220

- 28 -

provides a means for establishing the voltage of the tertiary power source.

5 A resistor 236 and a capacitor 238 are connected in parallel with the source and drain electrodes of transistor 124 and function as a snubber circuit to provide a bypass around the transistor for any spurious voltage spikes which may occur and which could possibly damage the transistor. Similarly, a resistor 240 and a capacitor 242 are connected in parallel with the source and drain electrodes of transistor 126 and function as a snubber circuit for the transistor.

10 Referring now to FIG. 4, there is a partial illustration of voltage converter 250 which is a variation of voltage converter 200 (FIG. 3). Those portions of converter 250 which are not illustrated are identical to corresponding portions of converter 200. In converter 250, diodes 214 and 234 have been removed. Also, transistor 124 has been connected so that the source and drain electrodes thereof are connected between node 140 and line 114 in the same manner as illustrated in FIG. 1. Also, the gate of a third N-channel power MOSFET transistor 252 is connected through a resistor 254 to node 204. The source and drain electrodes of transistor 252 are connected between a node 256 and line 114.

25 Voltage converter 250 operates in somewhat the same manner as converter 200 (FIG. 3) except that when transistor 124 is biased into conduction, transistor 252 is also biased into conduction. In this manner, transistor 126 is biased off by virtue of the gate thereof being grounded through the source and drain electrodes of transistor 252. Transistor 124 functions as described with respect to converter 200 but without the necessity for diodes 214 (FIG. 3) and 234.

30 Further, capacitor 220 charges through the source and

35

- 29 -

drain electrodes of transistor 124. When transistors 124 and 252 are biased off through control of the output of oscillator 202, capacitor 220 begins to discharge as previously described to turn on transistor 126.

As shown in FIG. 5, sensing and control circuit 154 of voltage converter 300 includes a voltage divider network which is formed by a resistor 302 and a rheostat 304 connected in series between lines 114 and 136. The resistance values of resistor 302 and rheostat 304 are high, for example 75K ohms and 50K ohms, respectively, and develop voltage levels in response to the ripple voltage of capacitor 152.

Thus, resistor 302 and rheostat 304 form a means for sensing the voltage swing of capacitor 152.

The voltage developed across rheostat 304 is representative at any instant of the voltage of capacitor 152 and is applied through a tap line 306 to the TRIGGER input of a CMOS RC timer which is connected to function as a one-shot multivibrator 308. The CMOS RC timer is a self-contained chip of the type identified as an ICM 7555 available from Intersil, Inc. of Cupertino, California.

Zener diode 125 is connected to facilitate the application of operating voltage to multivibrator 308 while the OUTPUT terminal is connected to a base 310 of a bipolar transistor 312. A resistor 314 and a capacitor 316 are connected in series between the OUTPUT of multivibrator 308 and line 114 while the THRESHOLD and DISCHARGE terminals of the multivibrator are connected to a juncture between the resistor and the capacitor.

The RESET and CONTROL VOLTAGE terminals of oscillator 202 are connected to collector 318 of transistor 312 and to line 114 through soft-start

- 30 -

capacitor 206. Emitter 320 of transistor 312 is also connected to line 114.

5 In normal operation, voltage converter 300 is operating properly and there is either no load, or a desired or normal load, connected to output terminals 148 and 150. In either event, the voltage appearing normally across rheostat 304 is greater than one-third the value of the voltage applied to multivibrator 308 between the  $V^+$  and GROUND terminals. Under this  
10 condition, multivibrator 308 operates in a mode whereby the OUTPUT of the multivibrator is consistently low. This maintains transistor 312 in the nonconductive state. When transistor 312 is not conducting, the RESET terminal of oscillator 202 is high and the  
15 oscillator operates constantly at a predetermined periodicity or frequency, for example, of 25 KHz. Thus, transistors 124 and 126 are controlled to be alternately switched, and thereby operate, at the predetermined frequency of 25 KHz to control current  
20 flow through primary winding 132, as described above, and thereby establish the low level D.C. voltage across output terminals 148 and 150.

Assume that an overload condition such as a short occurs between output terminals 148 and 150 which  
25 causes the previously-noted wide amplitude swings of the voltage of capacitor 152. When this occurs, capacitor 152 charges significantly to a higher-than-normal average voltage level whereby the voltage across rheostat 304 drops below the trigger  
30 voltage level of multivibrator 308. Thus, the voltage appearing across rheostat 304 is thereby altered to the extent that the operation of multivibrator 308 is altered whereby the OUTPUT of the multivibrator goes high. This causes transistor 312 to conduct whereby  
35 the RESET and CONTROL VOLTAGE terminals of oscillator



- 31 -

202 go low to turn off the oscillator. With oscillator 202 turned off, there is no alternating square-wave voltage appearing at node 204 to alternately switch the operation of transistors 124 and 126 and both  
5 transistors effectively shut down.

In this manner, multivibrator 308 and transistor 312 form a means for controlling the operation of oscillator 202. In particular, multivibrator 308 and transistor 312 provide a means, which is responsive to  
10 a significant increase in the average voltage level of capacitor 152 resulting from wide swings in the capacitor voltage, for shutting down oscillator 202 and transistors 124 and 126.

In a broader sense, circuit 154 forms a means for  
15 sensing voltage swings in the voltage of capacitor 152 and for preventing the operation of either of the transistors 124 or 126 but does not remove power from the other portions of voltage converter 300.

In normal operation, oscillator 202 develops a  
20 square wave output at 25 KHz. When the output of oscillator 202 is shut down, for example when an overload occurs across output terminals 148 and 150, the square wave output ceases. After a long interval, for example one second, multivibrator 308 operates  
25 through an internal timing system within the multivibrator for forty microseconds whereby the OUTPUT of the multivibrator goes low and oscillator 202 again produces the square wave output. If the overload condition is still present, the OUTPUT of multivibrator  
30 308 again goes high resulting in the shut down of oscillator 202. This pattern continues until either the overload condition is corrected or voltage converter 300 is disconnected from A.C. source 112. It is noted that the internal timing system mentioned  
35 above is inherent to an ICM 7555 when it is wired as

- 32 -

illustrated in FIG. 5 to function as a multivibrator. Thus, in this instance, multivibrator 308 functions as a means for periodically examining the load after shutdown of transistors 124 and 126 to determine  
5 whether the overload condition persists.

As illustrated in FIG. 6, voltage converter 400 differs from voltage converter 200 (FIG. 3) in the manner in which transistor 126 is controlled to switch on and off in response to the square wave output of  
10 oscillator 202.

When the output of oscillator 202 is high, a N channel power MOSFET transistor 402 is turned on and, through the drain and source electrodes of the transistor, connects ground reference line 114 to the  
15 gate electrode of a N channel power MOSFET transistor 404. This insures that transistor 404 will not turn on and that transistor 126 will not turn on when transistor 124 is on. Also when transistor 124 is turned on, a charging path is formed which includes a  
20 diode 406, a capacitor 408 and the source and drain electrodes of the transistor to thereby charge the capacitor essentially to the voltage level appearing between lines 114 and 116.

When the output of oscillator 202 goes low,  
25 transistors 124 and 402 are turned off whereby ground reference line 114 is disconnected from the gate electrode of transistor 404. Also, the charging path for capacitor 408 is now open and the capacitor is precluded from discharging through the charging path by  
30 the inverse connection of diode 406. At this time, capacitor 408 begins to discharge slowly through a path which includes gating resistors 410 and 412, and the gate and source electrodes of transistor 404. The resultant current flow through the gate-source circuit  
35 of transistor 404 causes the transistor to turn on.

- 33 -

Capacitor 408 then begins to discharge more rapidly through a path which includes a parallel combination of a capacitor 414 and a resistor 416, the source and drain electrodes of transistor 408, a pair of current limiting resistors 418 and 420 and the gate and source electrodes of transistor 126.

Capacitor 414 is a very low-valued capacitor while resistor 416 is of a relatively high resistance value. This permits rapid current flow initially through capacitor 414 until the low-valued capacitor is nearly fully charged whereafter current flows more slowly through resistor 416. The initial rapid current flow through the discharge path of capacitor 408, which includes capacitor 414 and transistor 126, causes the transistor to turn on rapidly. A Zener diode 422 is designed to breakdown at the operating voltage level of transistor 126 and thereby prevents any potentially harmful application of voltage to the transistor above the operating voltage level.

Thus, capacitor 408 functions as a tertiary power source of voltage converter 400 and powers the operation of transistor 126. With respect to the charging of capacitor 408, transistors 124 and 402 and the components in the charging path of the capacitor function as a means for facilitating the development of the voltage of the tertiary power source. Further, the shut down of transistor 402, the turn on of transistor 404 and all of the components associated with the discharge of capacitor 408 form a means for applying the voltage of the tertiary power source, i.e. capacitor 408, to turn on transistor 126.

Transistor 126 will remain on until transistor 402 is again turned on and the ground reference line 114 is connected thereby to the gate electrode of transistor 404. At this time, capacitor 408 begins to charge as

- 34 -

described above and transistor 126 begins to discharge. The discharge path for transistor 126 includes resistors 418 and 420, a Zener diode 424 and the source and drain electrodes of now-conducting transistors 124 and 402. Diode 424 insures that the discharging current of transistor 126 will not flow through the gate-source circuit of transistor 404 and thereby prevents potential damage to transistor 404.

Transistors 402 and 404, along with the other elements in the biasing control circuit for transistor 126, form a power buffer 426. Thus, while the bias control for the operation of transistor 124 is derived directly through oscillator 202, the bias control for the operation of transistor 126 is derived indirectly through oscillator 202 and directly through power buffer 426 which includes a tertiary or separate power source, namely charged capacitor 408.

Voltage converter 500 is illustrated collectively in FIGS. 7A and 7B. As previously described, sensing and control circuit 154 senses swings in the voltage of capacitor 152 and controls the on-off operation of oscillator 202 in response thereto. In turn, this determines whether transistors 124 and 126 operate in the alternately switched mode or whether the transistors are shut down completely.

In the operation of power buffer 426 to bias and control the operation of transistor 126 as previously described, transistor 402 is biased to operate simultaneously with transistor 124. In this manner, transistor 404 is biased off during operation of transistor 124 and the voltage of the tertiary power supply, i.e., capacitor 408, is not applied to transistor 126 whereby transistor 126 is biased off. Therefore, transistor 402 must be conducting in order to maintain transistor 126 in the "off" mode.

When an overload occurs in the load connected between output terminals 148 and 150, large swings occur in the voltage of capacitor 152 whereby rheostat 304 senses such swings and biases multivibrator 308 to provide a high OUTPUT which results in the biasing of transistor 312 to shut down oscillator 202. If power buffer 426 is connected as illustrated in FIG. 6, the shutting down of oscillator 202 would result in the shutting down of transistor 402 whereby transistor 126 would then be turned on. Since the purpose of multivibrator 308 and transistor 312 is to shut down both transistors 124 and 126 in response to wide voltage swings of capacitor 152, the manner of circuit connection of FIG. 6 would not accomplish this purpose.

Therefore, as illustrated in FIGS. 7A and 7B, the OUTPUT of multivibrator 308 is connected through a diode 502 (FIG. 7B) to the gate electrode of transistor 402. Also, the OUTPUT of oscillator 202 is connected through a diode 504 (FIG. 7B) to the gate electrode of transistor 402. Otherwise, transistor 124 is connected to oscillator 202 in the same manner illustrated in FIG. 5 and power buffer 426 is connected to transistor 126 as illustrated in FIG. 6.

During operation of voltage converter 500 in a no-load mode or a normal-load mode, when oscillator 202 biases transistor 124 on, transistor 402 is biased on by the OUTPUT of the oscillator through diode 504. Therefore, voltage converter 500 operates in the same manner as voltage converter 400 during the no-load mode or the normal-load mode. However, if an overload occurs, multivibrator 308 is biased to go high at the OUTPUT in order to shut down oscillator 202. The high OUTPUT of multivibrator 308 also is coupled through diode 502 to the gate electrode of transistor 402 to insure that the transistor remains on when oscillator

- 36 -

202 is shut down and thereby insures that transistor 126 remains shut down. In this manner, transistor 402 is biasingly controlled by oscillator 202 during a no-load mode or a normal-load mode and is controlled by  
5 multivibrator 308 during an overload mode.

As described above, voltage converters 100, 200, 250, 300, 400 and 500 provide a variety of embodiments which convert high A.C. voltage, or high D.C. voltage, to a low level D.C. voltage. These various embodiments  
10 employ the basic concept of applying a voltage during alternate periods to high frequency step-down transformer 134 and rectifying the transformer output to obtain the low level D.C. voltage. In each embodiment, capacitor 152 functions as a power source  
15 during one of the alternate periods to apply voltage to transformer 134.

Additionally, each of the voltage converters 100, 200, 250, 300, 400 and 500 employs techniques for protecting the converter when an overload condition  
20 occurs. In one such technique, voltage conditions are constantly monitored during circuit operation to determine when an overload occurs and to shut down the converter operation. In another technique, the circuit is monitored during operation and if excessive current  
25 flow develops the current is shunted to avoid destruction to components of the converter. In converters 300 and 500, both of the converter protection techniques are employed.

By use of power field effect transistors, voltage  
30 converters 100, 200, 250, 300, 400 and 500 operate at high speeds and at high efficiency. Also, comparatively fewer components are required which provides an economic advantage. Significantly, each of the voltage converters 100, 200, 250, 300, 400 and 500

- 37 -

provide simple and effective facility for protecting the converter in the event of an overload.

It is to be understood that, while converters 100, 200, 250, 300, 400 and 500 are referred to herein as  
5 voltage converters, these converters could be referred to, for example, as power converters or any other comparable expression without departing from the spirit and scope of the invention.

It is to be further understood that the  
10 above-described embodiments of voltage converters 100, 200, 250, 300, 400 and 500 are simply illustrative of this invention. Other embodiments may be devised by those skilled in the art which will embody the principles of the invention and fall within the spirit  
15 and scope thereof.

Referring now to FIG. 8, there is illustrated a half-wave inverter or power buffer 600 of the type used in voltage converters 400 and 500. Power buffers, such as buffer 600, are typically used for converting DC  
20 power to AC power at a desired or prescribed output voltage and frequency. Buffers of this type are also typically used as power supplies for a variety of systems, as variable-speed AC motor drives, for induction heating systems and as an output of DC  
25 transmission lines.

In one type of power buffer, a pair of power field effect transistors are alternately switched to facilitate the supply of current to a load in opposite directions from two alternate DC sources such as  
30 alternate batteries. The on-off operation of a first of the power transistors is controlled through a first switching bipolar transistor by the application of a square wave pulse to the switching transistor. A second of the power transistors is powered by the  
35 voltage of a capacitor which is charged from a battery

- 38 -

independent of the two alternate batteries of the power buffer. A second switching bipolar transistor is also responsive to the square wave pulse to control the operation of a third switching bipolar transistor which facilitates application of the capacitor voltage to the second power transistor.

The buffer described in the previous paragraph requires two power field effect transistors, three bipolar N-P-N transistors and a third battery to charge the capacitor for operating one of the power transistors.

Power buffer 600 includes four N channel MOSFET power transistors 602, 604, 606 and 608. Power buffer 600 further includes power output terminals 610, 612 and 614. The positive side of a first DC supply battery 616 is connected through terminal 610 to the drain electrode of transistor 602. The negative side of a second DC supply battery 618 is connected through terminal 614 to the source electrode of transistor 604. The other side of each of the batteries 616 and 618 is connected to one side of a load, the other side of which is connected to terminal 612.

Power buffer 600 further includes a pair of input terminals 620 and 622 which provide binary signal inputs to the buffer to control the operation thereof. As illustrated in FIG. 8, a binary generator 624 is coupled to power buffer 600 through input terminals 620 and 622 to control the operation of transistor 602 and 604.

Assume initially that through control of binary generator 624, the input terminals 620 and 622 are both high. The gate electrode of transistor 604 is connected to terminal 620 through a low-valued resistor 626. A reverse biased diode 628 is connected in parallel with resistor 626. When terminal 620 goes



- 39 -

high, as noted above, transistor 604 begins to charge at a rapid rate determined by the value of resistor 626 and the capacitance of the transistor. Thus, transistor 604 becomes charged rapidly and is turned on quickly.

When transistor 604 is turned on, a charging path is formed which includes a diode 632, a capacitor 634 and the source and drain electrodes of the transistor to thereby charge the capacitor essentially to the cumulative voltage level of batteries 616 and 618. Also, when transistor 604 is on, the load is connected in a series circuit which includes battery 618 and the source and drain electrodes of the transistor whereby current is supplied to the load in a first direction.

When terminal 622 is high, as noted above, transistor 606 is turned on. Through the drain and source electrodes of transistor 606, the negative side of battery 618 is connected to the gate electrode of transistor 608 to prevent transistor 608 from turning on. This insures that transistor 602 will not turn on at this time.

Assume now that through control of binary generator 624, terminals 620 and 622 go low whereby transistors 604 and 606 are turned off. When transistor 606 is turned off, the gate electrode of transistor 608 is disconnected from the negative side of battery 618. Also, the charging path for capacitor 634 is now open and the capacitor is precluded from discharging through the charging path by the inverse connection of diode 632.

At this time, capacitor 634 begins to discharge slowly through a path which includes gating resistors 636 and 638, and the gate and source electrodes of transistor 608. The resultant current flow through the gate-source circuit of transistor 608 causes the

- 40 -

transistor to turn on. Capacitor 634 then begins to discharge more rapidly through a path which includes a parallel combination of a capacitor 640 and a resistor 642, the source and drain electrodes of transistor 608, 5 a pair of current limiting resistors 644 and 646 and the gate and source electrodes of transistor 602.

Capacitor 640 is a very low-valued capacitor while resistor 642 is of a relatively high resistance value. This permits rapid current flow initially through 10 capacitor 640 until the low-valued capacitor is nearly fully charged whereafter current flows more slowly through resistor 642. The initial rapid current flow through the discharge path of capacitor 634, which includes capacitor 640 and transistor 602, causes the 15 transistor to turn on rapidly. A Zener diode 648 is designed to breakdown at the operating voltage level of transistor 602 and thereby prevents any potentially harmful application of voltage to the transistor above the operating voltage level.

20 During the period when transistor 602 is on, battery 616 is connected across the load which results in current flowing through the load in a second direction which is opposite from the first-direction current. This results in the establishment of an 25 alternating current through the load during the periods when transistors 602 and 604 are alternately switched.

Transistor 602 will remain on until transistor 606 is again turned on and the negative side of battery 618 is connected to the gate electrode of transistor 608. 30 At this time, capacitor 634 begins to charge as described above and transistor 602 begins to discharge. The discharge path for transistor 602 includes resistors 644 and 646, a Zener diode 650 and the source and drain electrodes of transistors 604 and 35 606. Diode 650 insures that the discharging current of

- 41 -

transistor 602 will not flow through the gate-source circuit of transistor 608 and thereby prevents potential damage to transistor 608.

5 In the above-described example, terminals 620 and 622 were either both high or both low to provide an alternating current through the load. This was accomplished by alternately switching power transistors 602 and 604 by control of the binary inputs to power buffer 600.

10 If it is desired to preclude the application of any voltage to the load, the binary generator 624 can be controlled so that terminal 620 is low and terminal 622 is high. In this manner, both transistors 602 and 604 will be shut down.


15 It is important to note that a condition cannot occur where both transistors 602 and 604 are on simultaneously which would cause a short circuit across batteries 616 and 618. If transistor 604 is conducting and the gate of transistor 602 is biased on due to  
20 spurious noise in the electrical systems, the gate charge will dissipate through transistor 606 thereby forcing transistor 602 to turn off. Also, this eliminates a need for special logic to produce a delay between turn on and turn off of transistors 602 and  
25 604.

Power buffer 600 provides a circuit which is simple and which utilizes only fast-acting voltage-sensitive power transistors. Further, in power buffer 600, the voltage of supply batteries 616 and 618 establishes  
30 another DC supply voltage source by charging capacitor 634. The established DC supply voltage source of capacitor 640 then, upon demand, provides the necessary voltage to turn on transistor 602 as described. Consequently, there is no need for an additional  
35 battery to charge capacitor 634.

- 42 -

It is to be understood that the above-described embodiment of power buffer 600 is simply illustrative of this invention. Other embodiments may be devised by those skilled in the art which will embody the principles of the invention and fall within the spirit and scope thereof.

5



CLAIMS

1. A voltage converter, which comprises:  
a load circuit (132);  
means (102,118) for coupling a power  
5 source (112) to the voltage converter to  
provide a primary D.C. power source (114,116);  
a secondary D.C. power source (152);  
primary coupling means (124) for coupling  
10 the primary D.C. power source (114,116) to the  
load circuit (132) to apply power of one  
polarity to the load circuit (132) from the  
primary D.C. power source (114,116) during a  
first portion of each cycle of operation of  
the voltage converter;  
15 secondary coupling means (126) for  
coupling the secondary D.C. power source (152)  
to the load circuit (132) to apply power of  
opposite polarity to the load circuit (132)  
from the secondary D.C. power source (152)  
20 during a second portion of each cycle of  
operation of the voltage converter;  
characterized by:  
a tertiary D.C. power source (220;408),  
and  
25 means (224,226,228;404) for coupling the  
tertiary D.C. power source (220;408) to the  
secondary coupling means (126) during the  
second portion of each cycle to bias the  
secondary coupling means (126) and thereby  
30 facilitate the application of power of the  
opposite polarity to the load circuit (132).

- 44 -

2. The voltage converter of Claim 1 characterized by means responsive to the voltage of the secondary (154) D.C. power (152) source rising to a predetermined level above the prescribed level for disabling the primary coupling means (124) and the secondary coupling means (126) to preclude application of voltage from the primary and secondary D.C. power sources (114,116;152) to the load circuit.
3. A voltage converter of Claims 1 or 2 characterized by which comprises:  
means (120,122) responsive to current in the load circuit (132) which is at a level above a prescribed level for shunting such current away from and to preclude any damage to the secondary D.C. power source (152).
4. The voltage converter of any preceding Claim characterized by:  
means (154) responsive to an overload condition in the load circuit (132) for disabling the primary coupling means (124) and the secondary coupling means (126) to preclude application of voltage from the primary and secondary D.C. power sources (114,116,152) to the load circuit (132).
5. The voltage converter of any preceding Claim characterized by:  
means (124,402) simultaneously developing the voltage of the secondary and tertiary D.C. voltage sources (152;220;408) during the first period of each cycle of operation.

- 45 -

6. The voltage converter of any preceding Claim, which comprises:

5 means (202) for controlling the primary coupling means (124) and the secondary coupling means (126) to supply current constantly to the load circuit (132) and alternately at a selected and constant periodicity from the primary D.C. power source (114,116) in the first direction and from the  
10 secondary D.C. power source (152) in the second direction, characterized by:

15 means (120,122) for damping any current oscillations which occur in the load circuit (132) at a periodicity greater than the selected periodicity.

7. The voltage converter of Claims 2, 3, 4, 5 or 6 characterized by:

20 means (308) operable after the primary coupling means (124) and secondary coupling means (126) have been disabled for periodically examining the voltage level of the secondary D.C. power source (152) to determine whether the voltage level has dropped below the predetermined level and, in  
25 response thereto, for enabling the primary coupling means (124) and the secondary coupling means (126) to again alternately supply current to the load circuit (132) at the selected periodicity.

- 30 8. The voltage converter of any preceding Claim characterized in that the secondary D.C. power source (152) and the tertiary D.C. power source (220;408) are charged voltage storage devices, and which further comprises:

- 46 -

means (124;402) for simultaneously charging the secondary D.C. power source (152) and the tertiary power source (220;408) to prescribed voltage levels.

5

9. The voltage converter of Claim 8 characterized in that the charging means (124;402) charges the secondary D.C. power source (152) and the tertiary D.C. power source (220;408) during a period when  
10 current is being supplied from the primary D.C. power source (114,116) to the load circuit (132).

10. A voltage converter operable at a selected frequency, which comprises:

15

a load circuit (132);

means (102,118) for coupling a power source (112) to the voltage converter to provide a D.C. power source (114,116);

characterized by:

20

a first chargeable voltage storage device (152);

a second chargeable voltage storage device (220;408);

25

a first switching device (124) connectable to the D.C. power source (114,116), the load circuit (132), the first voltage storage device (152) and the second voltage storage device (220;408);

30

a second switching device (126) connectable to the load circuit (132), the first storage device (152) and the second storage device (220;408);

35

means (202) for operating the first switching device (124) during a first half of each cycle of the selected frequency to supply current from



- 47 -

the D.C. power source (114,116) to the load circuit (132) in a first direction and to charge the first voltage storage device (152) and the second voltage storage device (220;408) from the D.C. power source (114,116); and

means (224,226,228;426) for connecting the second voltage storage device (220;408) to the second switching device (126) to bias the second switching device (126) into operation during a second half of each cycle of the selected frequency whereby current is supplied from the first voltage storage device (152) to the load circuit (132) in a second direction.

11. The voltage converter of Claim 10, which further comprises:

means (120,122) for shunting away from the first voltage storage device (152) any current above a predetermined level which is supplied from the load circuit (132).

12. The voltage converter of Claim 11 characterized in that the shunting means (120,122) includes:

a first diode (122) connectable in a closed series loop which includes the load circuit (132) and the first switching device (124) during any period when the first switching device (124) is operable; and

a second diode (120) which is connectable in closed loop in series with the load circuit (132) and the second switching device (126) and in parallel with the first voltage storage device (152) during any period when the second switching device (126) is operable.

- 48 -

13. The voltage converter of Claim 10, 11 or 12 characterized by:

5 means (154) responsive to the first voltage storage device (152) being charged to a voltage level above a predetermined level for disabling the operating means (202) and the connecting means (224,226,228;426) whereby the first switching device (124) and second switching device (126) are disabled.

- 10 14. The voltage converter of Claim 10, 11, 12 or 13 characterized by:

15 means (308) responsive to and operable after the disabling of the operating means (202) and the connecting means (224,226,228;426) for periodically examining the voltage level of the first voltage storage device (152) to determine whether the voltage level has dropped below the predetermined level and, in response thereto, for enabling  
20 the operating means (202) and the connecting means (224,226,228;426) to facilitate the alternately directed supply of current to the load circuit (132).

- 25 15. The voltage converter of Claim 14 characterized in that the disabling means (154) and the examining and enabling means (308) includes:

a voltage dropping network (302,304) connected to the first voltage storage device (152) for establishing a voltage  
30 representative of the instantaneous voltage level of the first voltage storage device (152);

a multivibrator (308) for controlling operation of the operating means (202) and the  
35 connecting means, (224,226,228;426); and

means (306) for coupling the established voltage of the voltage dropping network (302,304) to the multivibrator (308) to enable or disable the operating means (202) and the connecting means (224,226,228;426) accordingly.

5

16. The voltage converter of any one of Claims 1 through 15 characterized in that the operating means (202) and the connecting means (224,226,228;426) together include an oscillator (202) which operates at the selected frequency and which on alternate half cycles of operation facilitates the alternate operation of the first switching device (124) and second switching device (126).

10

15

17. The voltage converter of any one of Claims 10 through 16 characterized in that the connecting means (224,226,228) includes a resistive network (224,226,228) connected in a loop which includes enabling elements of the second switching device (126) and further includes the second voltage storage device (220;408) to establish a bias for operating the second switching device (126).

20

18. The voltage converter of any one of Claims 10 through 17 characterized in that the connecting means (426) includes:

25

a third switching device (404) connected to the second voltage storage device (408) and to the second switching device (126);

30

means (410,412) for conducting current from the second voltage storage device (408) to the third switching device (404) to operate the third switching device (404); and

- 50 -

means (414,416) for conducting current from the second voltage storage device (408) initially rapidly through the third switching device (404) to operate the second switching device (126) and thereafter for conducting the current at a slower rate.

19. The voltage converter of any one of Claims 10 through 17 characterized in that the connecting means (426) includes:

a third switching device (404) connected to the second voltage storage device (408) to facilitate the supply of current from the second voltage storage device (408) to bias the third switching device (404) into operation;

the third switching device (404) further connected to supply current from the second voltage storage device (408) to bias the second switching device (126) into operation;

a fourth switching device (402) connected to the third switching device (404) to maintain the third switching device (404) inoperative; and

means (202) for controlling the operation of the fourth switching device (402) (1) to maintain the third switching device (404) inoperative during the first half cycle of each cycle of operation and (2) to facilitate the operation of the third switching device (404) during the second half cycle of each cycle, whereby the second switching device (126) is inoperative during the first cycle and operational during the second cycle.

20. The voltage converter of any one of Claims 10 through 19 characterized by:

- 51 -

means (308,502) responsive to the first voltage storage device (152) being charged to a voltage level above a predetermined level for biasing the fourth switching device (402) to operate and thereby maintain the second switching device (126) inoperative.

5

21. The voltage converter of any one of Claims 10 through 20 characterized in that the switching devices (124;126;402;404) are N channel power MOSFET transistors.

10

22. The voltage converter of any one of Claims 10 through 21 characterized in that:

the load circuit (132) includes an inductive element (132);

15

the first storage device (152) is a first capacitor (152) connected in series with the inductive element (132);

20

the first switching device (124) for connecting the D.C. power source (114,116) to the series-connected inductive element (132) and the capacitor (152);

25

the second switching device (126) for connecting the series-connected inductive element (132) and the first capacitor (152) in a closed loop;

the second storage device (220;408) is a second capacitor (220;408) connectable to the second switching device (126);

30

the operating means (202) includes an oscillator operating at the selected frequency for operating the first switching device (124) during a first half of each cycle of the selected operating frequency:

- 52 -

- 1) to connect the D.C. power source (114,116) to the first capacitor (152) and the inductive device (132) to charge the capacitor (152) and to supply current in a first direction through the inductive element (132); and
- 2) to connect the second capacitor (220;408) to the D.C. power source (114,116) to charge the capacitor (220;408); and
- the oscillator (202) facilitating the connection of the second capacitor (220;408) to the second switching device (126) during the second half of each cycle whereby the charged voltage supply of the second capacitor (220;408) biases the second switching device (126) into operation to connect the first capacitor (152) in the closed loop so that the charged first capacitor (152) supplies current in an opposite direction through the inductive element (132).

23. The voltage converter of Claim 22 characterized by:
- means (308) for establishing the on-off operation of the oscillator (202); and
- means (302,304) responsive to the voltage level of the charged first capacitor (152) for controlling the establishing means (308) to turn on the oscillator (202) when the voltage level is below a preselected level and to turn off the oscillator (202) when the voltage level is above the preselected level.

24. The voltage converter of Claim 23 characterized
- in that the establishing means (308) is a multivibrator (308) and the controlling means

- 53 -

(302,304) is a voltage dropping network (302,304) in series with the first capacitor (152) having a precisely located tap coupled to a trigger input of the multivibrator (308).

5        25.        The voltage converter of Claim 22, 23 or 24 characterized by:

10                means (120,122) responsive to resultant current from the inductive element (132) being above a prescribed level for shunting the resultant current away from the first capacitor (152).

26.        The voltage converter of Claim 22, 23, 24 or 25 characterized by:

15                means (214;404) connected between the second capacitor (220;408) and the second switching device for controlling the supplying of current from the second capacitor (220;408) to the second switching device (126); and

20                means (124;402) connected between the oscillator (202) and the controlling means (214;404) for biasing the controlling means (214;404) to pass current from the second capacitor (220;408) to the second switching device (126) only during the second half cycle of each cycle.

25

27.        A power buffer, which comprises:

30                a first D.C. power source (618);  
                 a second D.C. power source (616);  
                 a chargeable voltage storage device (634);

                 characterized by:

                 a first switching device (604)  
connectable to

- 54 -

the first D.C. power source (618) and the second D.C. power source (616), the voltage storage device (634) and a load;

5           a second switching device (602)  
connectable to the second D.C. power source (616), the voltage storage device (634) and the load;

10           means (624) for operating the first  
switching device (604) during a first period  
of operation of the power buffer to supply  
current from the first D.C. power source (618)  
to the load in a first direction and to charge  
the voltage storage device (634) from the  
first D.C. power source (618) and the second  
15 D.C. power source (616); and

          means (608) for connecting the voltage  
storage device (634) to the second switching  
device (602) to bias the second switching  
device (602) into operation during a second  
20 period of operation whereby current is  
supplied from the second D.C. power source  
(616) to the load in a second direction.

28.       The power buffer of Claim 27 characterized in  
that the operating means (624) includes a binary  
25 generator (624) which controls the power buffer to  
operate during the first period and second period  
of operation.

29.       The power buffer of Claims 27 or 28  
characterized in that the connecting means (608)  
30 includes:

          a third switching device (608) connected  
to the voltage storage device (634) and to the  
second switching device (602);



- 55 -

a fourth switching device (606) connected to the third switching device (608); and

means (624) for controlling the operation of the fourth switching device (606):

5           1) to maintain the third switching device (608) inoperative during the first period of operation of the power buffer; and

          2) to facilitate operation of the third switching device (608) during the second period of  
10 operation of the power buffer so that the second switching device (602) is operated.

30.       The power buffer of Claim 27, 28 or 29 characterized in that the switching devices (602;604;606;608) are N channel power MOSFET  
15 transistors.

31.       The power buffer of Claim 29 characterized by:  
          means (636,638) for conducting current from the voltage storage device (634) to the third switching device (608) to operate the  
20 third switching device (608).

32.       The power buffer of Claim 29 characterized by:  
          means (640,642) for conducting current from the voltage storage device (634)  
          initially rapidly through the third switching  
25 device (608) to operate the second switching device (602) and thereafter for conducting the current at a slower rate.

33.       The power buffer of Claim 27 or 28 characterized in that the connecting means (608)  
30 includes:

          a third switching device (608) connected

- 56 -

to the voltage storage device (634) and to the second switching device (602);

5 means (636,638) for conducting current from the voltage storage device (634) to the third switching device (608) to operate the third switching device (608); and

10 means (640,642) for conducting current from the voltage storage device (634) initially rapidly through the third switching device (608) to operate the second switching device (602) and thereafter for conducting the current at a slower rate.

34. The power buffer of claim 27 characterized in  
15 that the chargeable voltage storage device (634) is a third D.C. power source.




FIG. 1




FIG. 2




FIG. 3

4/9




FIG. 4




FIG. 5







FIG. 6









# INTERNATIONAL SEARCH REPORT

International Application No PCT/US / 89/ 00729

<b>I. CLASSIFICATION OF SUBJECT MATTER</b> (if several classification symbols apply, indicate all) <sup>6</sup> According to International Patent Classification (IPC) or to both National Classification and IPC <div style="display: flex; justify-content: space-between; margin-top: 10px;"> <span>Int.Cl. 4</span> <span>H02M3/337 ; H02M7/538 ; H02M7/5387</span> </div>																										
<b>II. FIELDS SEARCHED</b> <div style="text-align: center; margin-top: 10px;">Minimum Documentation Searched<sup>7</sup></div> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <th style="width: 30%;">Classification System</th> <th style="width: 70%;">Classification Symbols</th> </tr> <tr> <td style="text-align: center; padding: 5px;">Int.Cl. 4</td> <td style="text-align: center; padding: 5px;">H02M ; H03K</td> </tr> </table> <div style="text-align: center; margin-top: 10px;">Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched<sup>8</sup></div>			Classification System	Classification Symbols	Int.Cl. 4	H02M ; H03K																				
Classification System	Classification Symbols																									
Int.Cl. 4	H02M ; H03K																									
<b>III. DOCUMENTS CONSIDERED TO BE RELEVANT<sup>9</sup></b> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <thead> <tr> <th style="width: 10%;">Category <sup>o</sup></th> <th style="width: 70%;">Citation of Document, <sup>11</sup> with indication, where appropriate, of the relevant passages <sup>12</sup></th> <th style="width: 20%;">Relevant to Claim No.<sup>13</sup></th> </tr> </thead> <tbody> <tr> <td style="text-align: center; vertical-align: top;">Y</td> <td style="vertical-align: top;">US,A,4316243 (ARCHER) 16 February 1982 see column 1, line 50 - column 2, line 30; figure .</td> <td style="vertical-align: top;">1, 3, 5, 6, 8-12, 16-19, 21, 22 25, 26 27-34</td> </tr> <tr> <td style="text-align: center; vertical-align: top;">X</td> <td style="text-align: center; vertical-align: top;">---</td> <td></td> </tr> <tr> <td style="text-align: center; vertical-align: top;">Y</td> <td style="vertical-align: top;">Intelec '87 conference proceedings 14 June 1987, Stockholm page 204 - 210; Yutaka KUWATA et al.: "Characteristics of a New Series-Resonant Converter with a Parallel Resonant Circuit" see page 204, right-hand column; figure 1</td> <td style="vertical-align: top;">1, 3, 5, 6, 8-12, 16-19, 21, 22  25, 26 27-34</td> </tr> <tr> <td style="text-align: center; vertical-align: top;">A</td> <td style="text-align: center; vertical-align: top;">---</td> <td></td> </tr> <tr> <td style="text-align: center; vertical-align: top;">A</td> <td style="vertical-align: top;">US,A,4586118 (MIHALKA) 29 April 1986 see claim 13</td> <td style="vertical-align: top;">2, 4, 7, 13-15, 20, 23, 24</td> </tr> <tr> <td></td> <td style="text-align: center; vertical-align: top;">---</td> <td></td> </tr> <tr> <td></td> <td style="text-align: center; vertical-align: top;">-/--</td> <td></td> </tr> </tbody> </table>			Category <sup>o</sup>	Citation of Document, <sup>11</sup> with indication, where appropriate, of the relevant passages <sup>12</sup>	Relevant to Claim No. <sup>13</sup>	Y	US,A,4316243 (ARCHER) 16 February 1982 see column 1, line 50 - column 2, line 30; figure .	1, 3, 5, 6, 8-12, 16-19, 21, 22 25, 26 27-34	X	---		Y	Intelec '87 conference proceedings 14 June 1987, Stockholm page 204 - 210; Yutaka KUWATA et al.: "Characteristics of a New Series-Resonant Converter with a Parallel Resonant Circuit" see page 204, right-hand column; figure 1	1, 3, 5, 6, 8-12, 16-19, 21, 22  25, 26 27-34	A	---		A	US,A,4586118 (MIHALKA) 29 April 1986 see claim 13	2, 4, 7, 13-15, 20, 23, 24		---			-/--	
Category <sup>o</sup>	Citation of Document, <sup>11</sup> with indication, where appropriate, of the relevant passages <sup>12</sup>	Relevant to Claim No. <sup>13</sup>																								
Y	US,A,4316243 (ARCHER) 16 February 1982 see column 1, line 50 - column 2, line 30; figure .	1, 3, 5, 6, 8-12, 16-19, 21, 22 25, 26 27-34																								
X	---																									
Y	Intelec '87 conference proceedings 14 June 1987, Stockholm page 204 - 210; Yutaka KUWATA et al.: "Characteristics of a New Series-Resonant Converter with a Parallel Resonant Circuit" see page 204, right-hand column; figure 1	1, 3, 5, 6, 8-12, 16-19, 21, 22  25, 26 27-34																								
A	---																									
A	US,A,4586118 (MIHALKA) 29 April 1986 see claim 13	2, 4, 7, 13-15, 20, 23, 24																								
	---																									
	-/--																									
<div style="display: flex; justify-content: space-between;"> <div style="width: 45%;"> <p><sup>o</sup> Special categories of cited documents : <sup>10</sup></p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> </div> <div style="width: 45%;"> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</p> <p>"&amp;" document member of the same patent family</p> </div> </div>																										
<b>IV. CERTIFICATION</b> <table border="1" style="width: 100%; border-collapse: collapse; margin-top: 5px;"> <tr> <td style="width: 50%; padding: 5px;">           Date of the Actual Completion of the International Search   <div style="text-align: center;">09 JUNE 1989</div> </td> <td style="width: 50%; padding: 5px;">           Date of Mailing of this International Search Report   <div style="text-align: center;">29. 06. 89</div> </td> </tr> <tr> <td style="width: 50%; padding: 5px;">           International Searching Authority   <div style="text-align: center;">EUROPEAN PATENT OFFICE</div> </td> <td style="width: 50%; padding: 5px;">           Signature of Authorized Officer   <div style="text-align: center;">VAN DEN DOEL J. </div> </td> </tr> </table>			Date of the Actual Completion of the International Search  <div style="text-align: center;">09 JUNE 1989</div>	Date of Mailing of this International Search Report  <div style="text-align: center;">29. 06. 89</div>	International Searching Authority  <div style="text-align: center;">EUROPEAN PATENT OFFICE</div>	Signature of Authorized Officer  <div style="text-align: center;">VAN DEN DOEL J. </div>																				
Date of the Actual Completion of the International Search  <div style="text-align: center;">09 JUNE 1989</div>	Date of Mailing of this International Search Report  <div style="text-align: center;">29. 06. 89</div>																									
International Searching Authority  <div style="text-align: center;">EUROPEAN PATENT OFFICE</div>	Signature of Authorized Officer  <div style="text-align: center;">VAN DEN DOEL J. </div>																									

III. DOCUMENTS CONSIDERED TO BE RELEVANT (CONTINUED FROM THE SECOND SHEET)		
Category *	Citation of Document, with indication, where appropriate, of the relevant passages	Relevant to Claim No.
A	<p>APEC '87 Conference proceedings 2 March 1987, San Diego, California page 221 - 229; R.L. Steigerwald et al.: "A High-Voltage Integrated Circuit for Power Supply Applications" see abstract; figures 3, 8, 10 ---</p>	<p>1, 5, 6, 8-10, 16-19, 21, 26</p>

# ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PATENT APPLICATION NO.

PCT/US 89/00729

SA 27265

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information. 09/06/89

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US-A-4316243	16-02-82	None	
US-A-4586118	29-04-86	None	